|
| ||||||||||||||||||
|
|||||||
|
Archives
Latest additions to DeskPOD models
|
Cadence and Simpod Announce Agreement for Expand Modeling Support for Affirma HW/SW Verifier
DeskPOD Modeling System Speeds HW/SW SOC Verification Santa Clara, California, May 12, 1999- Simpod, Inc. and Cadence Design Systems, Inc. (NYSE:CDN) today announced an agreement that allows Cadence and Simpod to jointly market advanced hardware modeling technology from Simpod with the Cadence Affirma™ HW/SW verifier and Affirma logic simulators enabling a high performance co-verification environment for both hardware and software. The DeskPOD modeling system is a fully programmable interconnect mechanism that allows virtually any digital device to be supported for use with hardware description language (HDL) simulators. The unique DeskPOD modeling system reduces model development time from one to two man years to one month by eliminating the need to build complex C-language processor models required for hardware/software (HW/SW) co-verification of embedded systems. Cisco Systems is currently using the Cadence Affirma simulators and the DeskPOD modeling system in the validation of its networking products. "We are interested in building a software user-friendly simulation environment that allows real-life debugging capabilities," said Sofia Shtil, verification services manager at Cisco. "The DeskPOD system allows us to do that, as well as provide a very accurate and fast representation of the processors incorporated in our system." "This announcement is another milestone in our strategy to solve integration issues early in the design cycle by providing access to models and modeling technologies that reduce the time required to concurrently verify both hardware and software," said Adam Sherer, marketing manager for the HW/SW co-verification products for Cadence. "The Simpod modeling technology allows us to respond to our customers' demands for support of the newest microprocessors and embedded cores, which frequently lack C language model support." "The delays and costs associated with traditional methods of creating high-performance, high-accuracy processor models is becoming prohibitive. Incorporating actual silicon devices with DeskPOD, instead of instruction set or bus functional software models, provides the co-development team the most accurate model with almost immediate availability," said Richard Curtin, chief executive officer of Simpod. Affirma NC simulator users can take advantage of the high-end processors currently supported by Simpod, including the Motorola PowerQUICCTM family and the NEC VR5400TM series of 64-bit reduced instruction-set computer (RISC) processors.
About the DeskPOD
About Cadence
About Simpod
-end-
Notes to editors:
Reader Service Information:
Cadence
Simpod and DeskPOD are trademarks of Simpod, Inc.
All other trademarks and tradenames are the properties of their respective holders. |
|||
| Copyright © 2001, Simpod Inc., All rights reserved. | ||||